PC5 Interface: Physical Channels, Resource Reservation, and Doppler Handling

Technical evaluation of SC-FDMA, DMRS reference patterns, and semi-persistent scheduling on the 5.9 GHz PC5 band.

PC5 Sidelink PHY and MAC Layer Architecture & Design

Comprehensive architectural breakdown of pc5 sidelink phy and mac layer within CellularV2X, detailing physical layer interfaces, scheduling models, and system safety constraints.

Production Implementation & Verification

Engineering guidelines for production deployment of pc5 sidelink phy and mac layer, covering automated HIL regression testing, stress limits, and regulatory certification.

Precision 3GPP C-V2X Architecture, PC5 Direct Sidelink & Cellular Uu Infrastructure operational parameters.
Deterministic sub-millisecond execution deadlines.
Standards compliance across 3GPP, IEEE 1609, and ETSI ITS.
Hardware security verification and hardware root-of-trust.

Explore Domain Portfolio